

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/766,746	01/27/2004	Tie Wang	27-013	2840
22898 75	590 05/30/2006		EXAMINER	
THE LAW OFFICES OF MIKIO ISHIMARU			DOLAN, JENNIFER M	
333 W. EL CAI SUITE 330	MINO REAL		ART UNIT	PAPER NUMBER
SUNNYVALE, CA 94087			2813	····
			DATE MAIL ED: 05/20/2004	,

Please find below and/or attached an Office communication concerning this application or proceeding.

/\
$\alpha$
11
V

## Advisory Action Before the Filing of an Appeal Brief

Applicant(s)	
WANG ET AL.	
Art Unit	
2813	
	WANG ET AL.  Art Unit

zororo uro r ming or an rippour zrior	Examiner	Art Unit	
	Jennifer M. Dolan	2813	
The MAILING DATE of this communication appe	ars on the cover sheet with the c	orrespondence add	ress
THE REPLY FILED 15 May 2006 FAILS TO PLACE THIS APP	LICATION IN CONDITION FOR AL	LOWANCE.	
<ol> <li>The reply was filed after a final rejection, but prior to or or this application, applicant must timely file one of the follow places the application in condition for allowance; (2) a Notal Request for Continued Examination (RCE) in compliant time periods:</li> <li>The period for reply expiresmonths from the mailing the period for reply expiresmonths.</li> </ol>	wing replies: (1) an amendment, aff otice of Appeal (with appeal fee) in one ce with 37 CFR 1.114. The reply managed the final rejection.	fidavit, or other evider compliance with 37 C ust be filed within one	nce, which FR 41.31; or (3) of the following
b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire I Examiner Note: If box 1 is checked, check either box (a) or TWO MONTHS OF THE FINAL REJECTION. See MPEP 7	ater than SIX MONTHS from the mailing (b). ONLY CHECK BOX (b) WHEN THE	g date of the final rejecti	on.
Extensions of time may be obtained under 37 CFR 1.136(a). The date		36(a) and the appropria	te extension fee
have been filed is the date for purposes of determining the period of ex under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b)	tension and the corresponding amount shortened statutory period for reply orig r than three months after the mailing da	of the fee. The appropri	iate extension fee ce action; or (2) as
NOTICE OF APPEAL  2. The Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exte a Notice of Appeal has been filed, any reply must be filed AMENDMENTS	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of th	ns of the date of e appeal. Since
3. The proposed amendment(s) filed after a final rejection,	but prior to the data of filing a brief	will not be entered to	
(a) They raise new issues that would require further co (b) They raise the issue of new matter (see NOTE belo	nsideration and/or search (see NO		ecause
(c) They are not deemed to place the application in began appeal; and/or	tter form for appeal by materially re		the issues for
(d) They present additional claims without canceling a NOTE: (See 37 CFR 1.116 and 41.33(a)).		ected claims.	
4. The amendments are not in compliance with 37 CFR 1.1	21. See attached Notice of Non-Co	mpliant Amendment	(PTOL-324).
5. Applicant's reply has overcome the following rejection(s)			
6. Newly proposed or amended claim(s) would be all non-allowable claim(s).		-	_
7.  For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is protected. The status of the claim(s) is (or will be) as follows: Claim(s) allowed: <u>none</u> . Claim(s) objected to: <u>none</u> .		ll be entered and an e	xplanation of
Claim(s) rejected: <u>1-20</u> . Claim(s) withdrawn from consideration: <i>none</i> .			
AFFIDAVIT OR OTHER EVIDENCE			
<ol> <li>The affidavit or other evidence filed after a final action, but because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).</li> </ol>	d sufficient reasons why the affidav	it or other evidence is	s necessary and
9. The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to of showing a good and sufficient reasons why it is necessary	overcome <u>all</u> rejections under appea y and was not earlier presented. S	al and/or appellant fai ee 37 CFR 41.33(d)(1	ls to provide a 1).
10. ☐ The affidavit or other evidence is entered. An explanatio REQUEST FOR RECONSIDERATION/OTHER	n of the status of the claims after e	ntry is below or attach	ied.
<ol> <li>The request for reconsideration has been considered bu See Continuation Sheet.</li> </ol>			nce because:
12. Note the attached Information Disclosure Statement(s).  13. Other:		CAPL WHITEHEAD, JE EMILSONY PATENT ELA	Red
		CHIOLOGY CENTER 2	<b>2800</b>

Continuation of 11. does NOT place the application in condition for allowance because: The Applicant's arguments are addressed as follows:

The 35 U.S.C. 112 first paragraph rejection has been withdrawn based on the amendment to the claims.

The rejection of claims 1-20 based on Lee in view of Akram has been withdrawn based on the Applicant's arguments.

Regarding the rejection of claims 1-20 using Kirloskar: The Applicant argues that "all of the volume immediately surrounding the semiconductor devices" is not filled with encapsulant, since the collapsible spacers occupy a substantial portion of that volume. The Applicant further argues that it would not be reasonable to consider the spacers part of the heat spreader, since Kirloskar specifically discloses attaching the collapsible spacers to the heat spreader panel

These arguments are not persuasive, because the Applicant has not specifically set forth the extent of volume that is to be considered "the volume immediately surrounding the semiconductor devices." Hence, the Examiner maintains that it is reasonable to interpret the volume immediately enclosing the semiconductor device and interior to the collapsible spacers as the claimed volume. It is apparent based on the Applicant's arguments that the intended volume is the entire volume interposed between the flat panel heat spreader and the substrate, except that filled by the other claimed components. The Examiner recommends adding such a limitation to the claims.

Even if the claims are amended in the manner supra, the Examiner further maintains that it is reasonable to consider the collapsible spacers to be part of the heat spreader. The Examiner notes that the claims do not require that the heat spreader be a single or unitary body; hence, it is not particularly relevant whether Kirkoskar teaches attaching the spacer elements. Since Figure 5F clearly shows the metal panel integrated in a single assembly with the collapsible spacers, where the spacers are formed of a heat conductive material (solder), and hence can function to spread heat between the metal panel and the substrate, and where the entire assembly is attached to the semiconductor device to act as a heat spreader (figure 5G), it is reasonable to consider the spacers to be part of the heat spreader assembly.

Regarding the rejection of claims 1-4, 6-9, and 11-20 based on Combs in view of Lin, the Applicant essentially argues that since Combs is drawn to stress management of the region above the die, and since Combs is silent as to stress management below the die, then Combs teaches away from using known stress management methods, such as those in Lee, in the region below the die. The Applicant further suggests that a combination of Combs and Lin is based only on hindsight reasoning.

This argument is not persuasive, because the mere absence of a teaching in a reference does not constitute "teaching away" from inclusion of that element. Since Lin clearly shows that it is well-known and notoriously old in the art to apply an underfill material beneath a flip chip in order to manage thermal stresses under the chip (i.e., between the chip and the underlying circuit board substrate), it is both reasonable and prima facie obvious to apply an underfill material beneath any prior art flip chips. The fact that Combs omits any mention of an underfill does not in any way suggest undesirability of an underfill or preclude inclusion of an underfill based on the well-known benefits taught in Lin. The Examiner maintains that a person skilled in the art would expect that a combination of Combs and Lin would cause thermal stress alleviation above the chip (i.e., between the chip and heat spreader) and thermal stress alleviation as well as solder joint protection below the chip (i.e., between the chip and the wiring board), based on the respective teachings of Combs and Lin.